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Abstract
This paper presents a new method to synthesize timed asyn-
chronous circuits directly from the specification without
generating a state graph. Our synthesis procedure begins
with a deterministic signal transition graph specification
to which timing constraints can be added. First, a timing
analysis extracts the timed concurrency relation and timed
causality relation between any two signal transitions. Then,
a hazard-free implementation under the timing constraints
is synthesized by constructing a precedence graph and find-
ing a shortest path in the graph. Our method does not have
the state explosion problem while the synthesized circuits
have nearly the same area with the previous timed circuits.
1 Introduction
Speed-independent circuits are very robust since they are
guaranteed to work independent of the delays associated
with their gates, but they can be overly conservative when
timing constraints are available. Methods have been pro-
posed to use timing constraints to synthesize timed circuits
which work correctly under the given timing constraints
[1, 2]. Timed circuits tend to be more efficient in area and
speed than speed-independent circuits [2].
These synthesis techniques in [1, 2] have the state ex-
plosion problem because they are based on a state graph.
To avoid the problem, this paper presents a direct synthesis
method which does not use a state graph. Such direct meth-
ods have been proposed for speed-independent circuits [3].
The method in [3] synthesizes speed-independent circuits
by using a structural analysis directly on signal transition
graphs. In contrast, our method synthesizes timed circuits
by using the relations between signal transitions.
In order to synthesize timed circuits directly, timing anal-
ysis must be used on the specification to deduce timing in-
formation necessary to detect the timed concurrency rela-
tion and timed causality relation between any two signal
transitions in a circuit specification. For the timing analysis,
we use the polynomial-time heuristic algorithm in [2]. Af-
ter timing analysis, the algorithm synthesizes efficient timed
circuits by constructing a precedence graph and finding a
shortest path in the graph. In examples with large state
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Figure 1: The timed STG for a SCSI controller.
spaces, we demonstrate significant reductions in synthesis
time as compared to previous methods.
2 Timed Specifications
Figure 1 shows a timed deterministic signal transition graph
(STG) specification for a SCSI protocol controller specifi-
cation [2]. In the STG specification, a node denotes a rising
or falling signal transition, and an arc denotes an ordering
relation between two transitions. An arc can have a solid
circle which is used to denote a token. Each arc is asso-
ciated with a timing constraint , where denotes the
lower bound and denotes the upper bound. A signal tran-
sition is enabled when each input arc has a token and the
timing constraints are satisfied. If there is an arc from to
, is called an enabling transition of and is called
an enabling signal of . If a signal transition is enabled, it
can be fired. When a signal transition is fired, all the tokens
on the input arc are removed and a token is added to each
output arc.
In order to synthesize timed circuits, timing analysis must
be used on the specification to deduce timing information.
The timing information needed is the minimum and maxi-
mum difference in time between any two signal transitions
in a circuit specification. The timing analysis algorithm in
[2] starts with a cyclic graph specification and unfolds the
specification into an infinite acyclic graph. Then it exam-
ines only two finite acyclic subgraphs of the infinite graph
to determine a sufficient bound on the time difference be-









Figure 2: Target circuit model for an output signal.
3 Synthesis procedure
Figure 2 illustrates the target circuit model of our synthesis
algorithm for each output signal. The circuit can be imple-
mented with discrete gates as shown, or it can be built using
a single generalized C-element. A set and a reset network
is synthesized as a sum of interval networks as shown in
the figure. An interval network implements a transition of
the output signal and only one interval network yields 1 at
a time. Let an interval denote the period between the time
when a transition is enabled and the time when the next re-
verse transition of it is enabled. Here, the former transition
is referred to as the start transition of the interval and the
latter one is referred to as the end transition of the interval.
Our synthesis algorithm consists of the following four
steps. The first step is to detect and remove redundant arcs
from the specification. The second step is to get the rela-
tions between any two signal transitions. The third step is
to construct a precedence graph and find a shortest path in
the graph to derive a single cube circuit implementation for
each set and reset interval network for each transition of an
output signal. The fourth step is to find a multi-cube com-
binational implementation, if one exists.
3.1 Removing Redundant Arcs
If there are multiple enabling transitions for a signal tran-
sition, then it is possible that some of them are redundant.
Each enabling transition results in a literal in the implemen-
tation of the signal. If an enabling transition is redundant,
the corresponding literal can be removed from the imple-
mentation resulting in a smaller circuit. In the SCSI pro-
tocol controller example depicted in Figure 1, the arc from
to is found to be redundant. The worst-case time
difference between the two signal transitions and
is [15, 55]. Since the lower bound of this time difference,
15, is greater than the upper bound of the timing constraint
on the arc, 5, the arc is found to be redundant.
3.2 Finding the Relations
In order to directly synthesize a timed circuit, it is neces-
sary to find the timed concurrency and timed causality re-
lations between any two signal transitions. In order to find
timed concurrent transitions, we first find untimed concur-
rent transitions by reachability analysis on the STG (not the
state space). Then, we check the worst-case time differ-
ence between untimed concurrent transitions. If the lower
bound is less than or equal to zero and the upper bound is
greater than or equal to zero, then the two transitions are
timed concurrent. For example, in the specification of the
SCSI protocol controller, the two transitions are
are timed concurrent because they are untimed concurrent
and the worst-case time difference is the bound [-35, 30].
This bound indicates that they can fire in either order. The
two transitions and are untimed concurrent, too.
But they are not timed concurrent because the time differ-
ence between and is the bound [15, 50]. This bound
means that is always fired after is fired.
After finding timed concurrent transitions, the algorithm
finds the timed causality relations. A transition can
a transition if they are ordered and there exists
a path from to and each existing path does not con-
tain the transition . The algorithm finds the timed causal-
ity relations by analyzing reachability and worst-case time
differences. In the specification of the SCSI protocol con-
troller, is reachable from without visiting . So,
is an untimed causal transition for . However, it is
not a timed causal transition because, as mentioned above,
always fires before .
3.3 Finding a Single Cube Network
The synthesis procedure synthesizes each interval network
as a single cube. In [4], conditions are developed in which
each interval can be implemented as a single cube in a
hazard-free manner. In [5], they showed that specifications
can be transformed to satisfy these conditions by inserting
new signals. Our algorithm currently only handles specifi-
cations which have a single cube implementation. For sim-
plicity, the algorithm is presented for specifications which
have only one occurrence of each signal transition per cy-
cle. The algorithm, however, can be extended in a straight-
forward manner to cover the case where there are multiple
occurrences of some signal transitions. The current imple-
mentation of the algorithm includes this extension.
In order to illustrate our synthesis process of an interval
network, we must first introduce the notion of the 1-interval
and the 0-interval of an interval network. The period in
which an interval network should have the value 1 in order
to be hazard-free under the timing constraints is referred to
as the 1-interval of the interval network. The 0-interval is
similarly defined. The synthesis process starts with a min-
imal interval network which is an AND gate having only
the non-redundant enabling signals as inputs. All the en-
abling signals go high at the start of the 1-interval, so the
minimal cube has the value 1. However, the enabling sig-
nals may not go low until after the 1-interval. That is, the
interval network may yield 1 within the 0-interval. Our syn-
thesis procedure removes it by adding some extra signals to
the AND gate. That is, it shrinks the period in which the
interval network yields 1.
Figure 3 shows a sketch of the shrink procedure. In the
algorithm, denotes the start transition of the current in-
verval, denotes that and are timed concurrent
and denotes that causes under the given tim-
ing constraints. To find the needed extra signals, the algo-
rithm constructs a precedence graph. At first, the transitions
which occur between the transition and the transition
are added as source nodes. Also, the transition is added
as a source node. The destination nodes for the precedence
graph are found next. Here, the destination nodes are the
reverse transitions of the non-redundant enabling signals of
. After finding source and destination nodes, the graph is
expanded so that if a signal transition can continue to yield 0
following the signal transition of the existing node, the tran-
sition is added as a new node and an arc is added between
them.
shrink(STG ,transition )
/* Construct a precedence graph */
Precedence graph
/* Find source and destination nodes */
Foreach in
If ( and and )
If (Is a non redundant enabling transition( ))
/* Expand the precedence graph */
Foreach unprocessed node in
Foreach in
If (( or ) and and )
Foreach
Foreach
= Find all possible context signals ( , )
Find a minimal context signal set(E);
Figure 3: A sketch of the function.
After constructing the precedence graph, the algorithm
finds all possible sets of extra signals for each destination
node by finding all the paths from each source node to the
destination node in the graph. Let be a non-redundant
enabling transition of . Then the signal is included
in the initial cube and becomes one of the destination
nodes. If there is a path ,
where is a source node and is a destination node, then
the extra signals are because the signal yields 0
before is enabled and continues to yield 0 following
, where . Note that the enabling signal
yields 0 following . When the signal yields 1, the
transition is enabled.
After finding all the possible sets of extra context signals
for each destination node, the algorithm finds a minimal set
of extra signals for the interval by set multiplication opera-
tions. If there are many solutions with the same number of
extra signals, the algorithm selects the one which makes the
cube yield 0 as late as possible. This increases the possibil-
ity of finding a combinational network.
For the interval, , the minimal interval net-
work is . Figure 4(a) shows the prece-
dence graph of the interval. The circled nodes, , ,
and are source nodes and the rectangled nodes,
and are the destination nodes. Because the destina-
tion node is a start node itself, no extra signal is nec-
essary for it. And the shortest path for the destination node
is . So, the necessary extra signal is
which is already in the minimal interval network. As
a result, no extra signal is necessary for the interval. Fig-
ure 4(b) shows the precedence graph of the interval in the
untimed case for the SCSI controller specification. In this
graph, the shortest path for the destination node is
. So, the extra signal is necessary
resulting in a bigger circuit compared to the timed circuit.
The synthesized interval networks by the shrink procedure
for the timed SCSI controller specification and the untimed













Figure 4: Precedence graph for the interval .






























Figure 5: Circuit implementation. (a) Timed circuit (b)
Speed-independent circuit
3.4 Finding a Combinational Network
Our algorithm improves the performance of the circuits by
finding a combinational implementation. It checks if each
interval network can be changed to a combinational one by
combining the interval network and some other signals with
an OR gate. If an interval network is not combinational, its
output becomes 0 before the end transition of the interval
is enabled. So, the extra inputs of the OR gate are used to
make the interval network yield 1 until the end transition is
enabled. We find the extra inputs by constructing a prece-
dence graph and finding shortest paths. It is very similar to
the procedure. For the SCSI controller specifica-
tion, there is no combinational network.
4 Experimental results
Table 1 shows the experimental results. We compared
our timed implementation with the previous timed imple-
mentation [2] by the number of literals and CPU time.
We synthesized both generalized-C implementations and
standard-C implementations. The CPU time in the table
are for generalized-C implementations. The CPU times for
standard-C implementations are almost the same. To make
examples with a huge number of state, we connected a num-
ber of SCSI controller specifications in parallel. Also, we
synthesized a multi-stage, series connected FIFO [6]. The
experimental results show that our synthesis method does
not have the state explosion problem and achieves signif-
icant reductions in synthesis time as compared to previ-
ous methods in examples with large state spaces. For the
specifications with a small state space, the direct synthe-
sis method may be slower than the previous method. Also,
because the direct method searches the precedence graph
exhaustively to find a minimal single cube network, it may
be slow for the specifications whose precedence graphs are
very large. However, the size of the precedence graph does
not seem to grow as fast as the state space grows.
Table 1: Experimental results.
Example ATACS Direct Method
States Total CPU Total CPU
Literals time Literals time
gC sC (sec) gC sC (sec)
qr42 18 12 14 0.04 12 14 0.04
mp-forward-pkt 22 16 16 0.05 14 14 0.05
master-read 2108 34 34 2.01 34 34 0.15
counter3 32 21 39 2.01 37 37 0.15
AtoD 24 12 12 0.04 12 12 0.05
VME 19 6 6 0.05 6 6 0.05
SCSI Controller 16 10 10 0.02 10 10 0.02
4 SCSI Ctrls 806 40 40 1.17 40 40 0.22
5 SCSI Ctrls 3646 50 50 8.02 50 50 0.32
6 SCSI Ctrls 17150 60 60 58.28 60 60 0.51
7 SCSI Ctrls 82630 70 70 441.21 70 70 0.78
8 SCSI Ctrls 404006 80 80 4937.36 80 80 1.29
9 SCSI Ctrls N/A N/A N/A N/A 90 90 1.96
10 SCSI Ctrls N/A N/A N/A N/A 100 100 2.91
20 SCSI Ctrls N/A N/A N/A N/A 200 200 24.68
FIFO 1-stage 29 9 9 0.06 9 9 0.02
FIFO 3-stages 1533 27 27 3.25 27 27 0.33
FIFO 4-stages 10176 36 36 39.57 36 36 0.69
FIFO 5-stages 67392 45 45 456.6 45 45 1.23
FIFO 6-stages N/A N/A N/A N/A 54 54 2.2
FIFO 7-stages N/A N/A N/A N/A 63 63 3.53
We ran the two programs on a 400MHz PentiumII with
384MB main memory and 700MB swap memory. For ex-
amples with state spaces exceeding one million states, the
previous method didn’t finish because of a lack of memory.
The area of the synthesized circuits are the same in most
cases. In some specifications, the direct method produces
smaller circuits because it finds multi-cube combinational
networks while the previous method doesn’t find them. For
the example , the direct method produces a big-
ger circuit for the generalized-C implementation because it
does not consider sharing among the interval networks of
the same output signal.
If all the timing constraints in the timed STG spec-
ification are given as , the synthesized circuit is
speed-independent. The top 3 examples in Table 1 are
speed-independent and the remaining ones are timed. We
also compared our results to the synthesis tool for speed-
independent circuits, named Petrify[7]. The CPU time was
255.73 second for 8 untimed SCSI controllers and 1616.81
second for 10 untimed SCSI controllers. It did not finish for
13 controllers after running for one day.
5 Conclusions
We have developed a direct synthesis method for timed cir-
cuits. We show that a timed circuit without circuit hazards
under given timing constraints can be found by using the
relations between signal transitions of the specification and
the relations can be efficiently found using a heuristic tim-
ing analysis algorithm. Our results indicate that by using
the direct synthesis approach, we can overcome the state
explosion problem. Currently, our synthesis algorithm can
handle only deterministic specifications. We plan to extend
our algorithm to specifications with free choice behavior.
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